Abstract-In this contribution, a highly efficient CMOS based operational amplifier has been presented that uses the circuit arrangement so as to provide an extra bias current into a conventional CMOS differential input signal which is required for high performance of the system. The design of a high performance CMOS operational amplifier (op-amp) with level 3 parameters at 0.2ìm CMOS technology, that makes the use of stacked (cascode) current source techniques. This innovative approach benefits the chances operated by full complementary implementations of well known sub-circuits, to enhance the speed of such an operational amplifier and to better organize and economize layout generation. Unlike conventional techniques such as the cascoding, which increases the gain by increasing the output resistance, the replica-amp technique increases the gain by matching the main and the replica amps. Among the advantages of the replica op-amp technique are low supply, high swing, and effectiveness with resistive loads. The pSpice simulations of the op-amp shows a unity gain bandwidth of 30 MHz and a DC gain of 62 dB, when using a bias current of 90 ìA and a load capacitance of 10 pF.
I. INTRODUCTION
The time required to settle down is an important aspect of an operational amplifier that has to be discussed while designing an optimized performance of the device. Although, it has been quite tedious to do the analytical analysis, thus, the analysis procedure can be well understood that it can be easily determined in terms of the collective behavior of the slew rate and frequency response of the device [1, 2] . It has been well defined that for a pre-calculated capacitive load, the voltage step applied at the input terminals of the device and the power dissipation, there always exist a physical limitation to determine and calculate the settling time of the device. Thus, with this assumption, it very much true holds for a time period that exists at the final stage of the settling process of an op-amp which can be easily obtained from the response of the device that depicts the operational behavior of the amplifier [3] . And the initial time period of this device provides the operational action of a large signal amplifier. 
From this above expression (i.e. equation 1), it has been observed that for a predetermined value of the capacitance, the amount of power consumed by the device in all will put a cap on the performance of the slew rate of the operational amplifier. The various probable methods of overcoming this limitation have been discussed in the various research papers [4, 7] . Now, when a large amount of signal is available to the circuit of the op-amp at the differential end terminals, it will certainly deteriorate the slew rate performance of the device. In order to overcome this problem, the amount of the bias current has been subsequently increased temporarily so as to obtain a satisfactorily performance of the slew rate of the op-amp.
For this methodology of obtaining the desired performance of the operational amplifier, the circuit arrangement of the device should contain the followings:
 A small chip area  Low power dissipation  No degradation of the electrical characteristics Thus, from this above discussions, it has been observed that the technique of obtaining the desired performance of the operational amplifier with minimum and optimized degradation of the electrical characteristics of the various components and devices of the circuit has been implemented [8, 9] . The basic concept in the discussion of the performance of an op-amp thus, relies on the strategy and the methodology considered in © 2012 ACEEE DOI: 01.IJRTET.7.2.
biasing the circuit i.e. the static as well as dynamic biasing the amplifier.
It means that the static biasing is deployed so as to accomplish the flow of the current through the circuit for the determination of the small signal operational behavior, whereas, the dynamic biasing of the circuit is used to discuss the performance of the op-amp as a large signal amplifier. [10, 12] . A high performance op-amp has been designed and implemented by merging the single-ended stacked mirror opamp and the high drive class AB output stage that has been described with the above compromises of the circuit, which provides a large output resistance and thus a high gain and the output buffer stage [13] . The dominant pole p 1 that is located at a frequency ω 1 and determined by the total output resistance R o and the load capacitance C L . The ω 1 frequency is determined as:
The non-dominant pole p 2 has been determined by the first stage input resistance R i , and the input capacitance to the current gain stage C i . The non-dominant pole frequency ω 2 is approximately determined by [14] : 
And the transfer function of this approach of the operational amplifier is given as:
(5) On solving this above expression, the zero which is added to the system's transfer function so as to improve the phase margin of the operational amplifier is given as [17] :
The mathematical expressions that determine the two dominant poles of the system are given as:
Also the slew rate of the standard operational amplifier is given by the maximum available current to charge up all the capacitances i.e. [18] 
The dynamic analysis of the standard operational amplifier gives the mathematical behavior of various parameters say dc gain, bandwidth and the slew rate [19, 20] . 
where the compensating capacitor is given as:
And Q is the resonance factor of the op-amp with a unity gain feedback.
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III. PROPOSED HIGH PERFORMANCE OPERATIONAL AMPLIFIER Figure 3 Proposed Circuit of High Performance Operational Amplifier
A high performance op-amp circuit has been designed and put forward with its best performance. The complete schematic arrangement of the circuit is shown in above figure 3. It comprises of the CMOS devices, which has a large output resistance and thus a high gain. The transistors M17 and M20 are used to bias M18 and M19 which drive the pushpull output stage, where as M22, M21 and M23 transistors has a low W/L ratio and thus, acts as a large linear resistor.
The output stage of the circuit is biased such that the current flowing through M22 is matched by the current in M21 during quiescent operation. The biasing transistors are controlled by the high frequency gain stage and provide the necessary inputs for the push-pull output stage. The minimum value for the load capacitance which provides the dominant pole compensation is given as [21, 25] 
where gm1 is the transconductance of the input stage and Ai is the current gain. Generally, some of the dominant parameters of the circuit such as power consumption are imposed and must be fixed during the design and implementation process. The designing steps and procedure of sizing of the transistors are classically obtained after determining the saturation drain source voltage determined by V ONi for transistor (T i ). Based on this concept, one can determine the most required and dominant parameters of the op-amp as [26, 28] :
where m is the bias current modulation factor between the differential and the gain stage of the circuit.
The slewing-rate of the op-amp is determined as the maximum available current required to charge up all capacitances (i.e. the compensation capacitance load C C ) i.e. [29, 30] 
Thus , based on this above relation, the value and the performance of the I max can be easily enhanced and improved since the C C is always kept constant for this particular approach and design.
The variation in the capacitive load will vary the unity gain bandwidth as desired by the circuit design and performance of the 3 dB gain amplifier. The differential input stage of the circuit performs the differential-to-single ended conversion with the help of the transistors M6, M7 [31, 32] . The output stage of the circuit is based on a novel approach of design that provides solution so as to provide the driven capability of a simple inverter stage with an accurate current control. In quiescent condition, the transistors M17, M18 are in cut-off mode, and M 16, M19 are in saturation region, which perform a highly linear operation of the amplifier. As the gate of the transistor M13 increases, say in the positive direction, the current i DM13 becomes equal to bias current, and the transistor M14 and M16 turns off and the gate of M16 is driven close to V SS . Thus, transistor the transistor M17 turns on and delivers a high current to the output load [33, 35] . Figure 4 Step Response of the Op-amp The simulation of the proposed ciruit has been done by using pSPICE software with 0.18µn CMOS technology with level 3 modeled parameters for the best possible performance. The above figure 4 shows the step response of the proposed opamp with and without effetct of the enhancement circuit having the total load capacitance of approximately 10pF i.e functioning as the feedback loop and the load of the circuit.
IV. SIMULATION RESULTS & DISCUSSION
The average positive slew rate for both circuits is about 55V/µs and the negative slew rate is 54V/µsec with 5pF capacitor and 8.5V/µs and 9.0V/µs for a capacitive load of 10pF. This behaviour of the high performance op-amp simulation results is shown in figure 5 (a & b) . © 2012 ACEEE DOI: 01.IJRTET.7.2.545 The above figure 6 shows the frequency response of the high performance op-amp circuit with a bandwith of approx 3 db that provides a approx value of frequency as 30 KHz. The above figure 7 shows the dc analyzing behavior of the proposed circuit which reflects that the amplifier has got minimized or almost optimized noise or distortion free performance since it replicated the input at the put with minimum possible noise and delay. The above figure 8 shows the transient or simply time response of the circuit with different possible capacitive loads. It reflects clearly that the behavior of the signal at the capacitive load output almost follow the step input applied at the input with minimum possible distortion.
V. CONCLUSION
In this discussion an innovative approach and methodology has been proposed using CMOS. The proposed approach of performance is basically depends upon the mathematical modeling of the parameters of the CMOS and then simulation of the same using level 3 pSPICE model of 0.18µn CMOS technology. The key advantages of this proposed circuit is to implement a high performance op-amp circuit that can be most suitably used in the design of analog integrated circuits and high frequency switch-capacitor filters. The main and the desired features of this innovative circuit is that it performs as per the modeled parameters and provides the results as shown in table I. 
